simulador ltspice
This commit is contained in:
parent
abb4b3c483
commit
b160f82e32
60
src/modelo_transitorio.asc
Normal file
60
src/modelo_transitorio.asc
Normal file
@ -0,0 +1,60 @@
|
||||
Version 4
|
||||
SHEET 1 1124 852
|
||||
WIRE 0 48 -256 48
|
||||
WIRE 256 48 0 48
|
||||
WIRE -256 80 -256 48
|
||||
WIRE 256 80 256 48
|
||||
WIRE 0 112 0 48
|
||||
WIRE 256 192 256 160
|
||||
WIRE 0 208 0 176
|
||||
WIRE -256 240 -256 160
|
||||
WIRE 256 320 256 272
|
||||
WIRE -256 336 -256 320
|
||||
FLAG 432 192 0
|
||||
FLAG 432 112 cont1
|
||||
FLAG -208 96 cont1
|
||||
FLAG -208 144 0
|
||||
FLAG 256 416 0
|
||||
FLAG 208 400 cont2
|
||||
FLAG 432 400 0
|
||||
FLAG 432 320 cont2
|
||||
FLAG -256 336 0
|
||||
FLAG 0 208 0
|
||||
SYMBOL voltage -256 224 R0
|
||||
WINDOW 123 0 0 Left 0
|
||||
WINDOW 39 0 0 Left 0
|
||||
SYMATTR InstName V1
|
||||
SYMATTR Value {V}
|
||||
SYMBOL sw -256 176 R180
|
||||
SYMATTR InstName S1
|
||||
SYMBOL voltage 432 96 R0
|
||||
WINDOW 123 0 0 Left 0
|
||||
WINDOW 39 0 0 Left 0
|
||||
SYMATTR InstName V2
|
||||
SYMATTR Value PULSE(0 10 0 1n 1n {toff_sw} {tsim})
|
||||
SYMBOL cap -16 112 R0
|
||||
SYMATTR InstName C1
|
||||
SYMATTR Value {C}
|
||||
SYMBOL nmos 208 320 R0
|
||||
SYMATTR InstName M1
|
||||
SYMBOL voltage 432 304 R0
|
||||
WINDOW 123 0 0 Left 0
|
||||
WINDOW 39 0 0 Left 0
|
||||
SYMATTR InstName V3
|
||||
SYMATTR Value PULSE(0 50 {ton_mos} 1n 1n {delta} {tsim})
|
||||
SYMBOL ind 240 176 R0
|
||||
SYMATTR InstName L1
|
||||
SYMATTR Value {L}
|
||||
SYMBOL res 240 64 R0
|
||||
SYMATTR InstName R1
|
||||
SYMATTR Value {R}
|
||||
TEXT -392 0 Left 2 !.tran 0 {tsim} 0
|
||||
TEXT -392 -32 Left 2 !.Model SW SW(Ron=1m Roff=100Meg Vt = 5)
|
||||
TEXT -128 424 Left 2 !.param tsim 0.3
|
||||
TEXT -128 456 Left 2 !.param toff_sw 1m
|
||||
TEXT -128 488 Left 2 !.param ton_mos 1.5m
|
||||
TEXT -128 336 Left 2 !.param R 1.942
|
||||
TEXT -128 272 Left 2 !.param C 10u
|
||||
TEXT -128 304 Left 2 !.param L 465.011u
|
||||
TEXT -128 368 Left 2 !.param V 400
|
||||
TEXT -128 520 Left 2 !.param delta tsim-ton_mos
|
BIN
src/modelo_transitorio.op.raw
Normal file
BIN
src/modelo_transitorio.op.raw
Normal file
Binary file not shown.
BIN
src/modelo_transitorio.raw
Normal file
BIN
src/modelo_transitorio.raw
Normal file
Binary file not shown.
Loading…
Reference in New Issue
Block a user