Compare commits
2 Commits
04076e9292
...
a2d05aa067
Author | SHA1 | Date | |
---|---|---|---|
![]() |
a2d05aa067 | ||
![]() |
456da9d6e9 |
@ -80,8 +80,8 @@ def simular_LTS(tensionCap, Rtotal, Lbobina, Ctotal, lts_path, tSim = 100e-3, to
|
||||
|
||||
'''
|
||||
|
||||
modeloSim = "src/simulador/modelo_transitorio.asc"
|
||||
outDir = 'src/simulador'
|
||||
modeloSim = "simulador/modelo_transitorio.asc"
|
||||
outDir = 'simulador'
|
||||
|
||||
## Hago la simulacion
|
||||
|
||||
@ -136,7 +136,7 @@ def dibujar(resultado):
|
||||
|
||||
if __name__ == '__main__':
|
||||
|
||||
lts_path = "C:/Users/osuescuneli/AppData/Local/Programs/ADI/LTspice/LTspice.exe"
|
||||
lts_path = "D:\\Appdata\\LTSpice\\LTSPice.exe"
|
||||
|
||||
Tension = 30
|
||||
Resistencia = 10
|
||||
|
@ -1,5 +1,10 @@
|
||||
<<<<<<< HEAD
|
||||
* C:\Users\pedro\Desktop\Projects\LaunchSim\src\simulador\modelo_transitorio.asc
|
||||
* Generated by LTspice 24.1.4 for Windows.
|
||||
=======
|
||||
* C:\Users\osuescuneli\Desktop\practicas\Practia_Lanzadera\source\src\simulador\modelo_transitorio.asc
|
||||
* Generated by LTspice 24.1.5 for Windows.
|
||||
>>>>>>> 04076e92921df836051a54c4429533fbd2cea3a7
|
||||
V1 N001 0 {V}
|
||||
S1 N001 condensador cont1 0 SW
|
||||
V2 cont1 0 PULSE(0 10 0 1n 1n {toff_sw} {tsim})
|
||||
@ -12,7 +17,7 @@ V4 N002 N003 30
|
||||
R2 N002 N003 20
|
||||
.model NMOS NMOS
|
||||
.model PMOS PMOS
|
||||
.lib C:\Users\osuescuneli\AppData\Local\LTspice\lib\cmp\standard.mos
|
||||
.lib C:\Users\pedro\AppData\Local\LTspice\lib\cmp\standard.mos
|
||||
.tran 0 {tsim} 0
|
||||
.Model SW SW(Ron=1m Roff=100Meg Vt = 5)
|
||||
.param tsim 10
|
||||
|
Binary file not shown.
Binary file not shown.
Loading…
Reference in New Issue
Block a user